


NHanced Semiconductors

Hybrid Bonding: Tools and Techniques Enabling Advanced Packaging



June 23, 2024

Robert Patti

rpatti@NHanced-semi.com

630-561-6813



Effective End of Moore's Law

Moore's Law was first and foremost a statement about economics. We could shrink transistors and build more of them for about the same cost.

- This has been the basic premise of the semiconductor industry for 50 years and was true up until the last few years.
- Today we can indeed shrink transistors further, but the cost per transistor no longer declines.

We can get something a little more compact

- Perhaps a little less power
- But we pay more for these features now.



What Does This Mean?

The semiconductor industry is about to undergo a sea change.

- New ways of accomplishing Moore's law economics and performance are needed.
 - The industry is now looking to use advanced packaging to drive future semiconductors.
 - Better Cost
 - Better Performance
 - Better SWaP



Vision of the Future

A new semiconductor industry paradigm is evolving...

Foundry 2.0 –

A Finishing Foundry that takes the standardized building blocks from traditional semiconductor manufacturers and uses advanced packaging and additive manufacturing to create highly customized components with superior performance targeting small and medium sized markets.





Foundry 1.0

- Current semiconductor business has been focused on driving smaller transistors.
 - High development cost
 - High capital cost
 - Long development times
 - Expensive design tools
 - High risk
- Twilight of Moore's Law



Foundry 2.0

- System solution focus
 - Best of class components
- Relies on Advanced Packaging (AP) and Chiplets
 - Heterogenous integration
 - Photonics
 - MEMS
 - RF
- Advantages
 - Low development cost
 - Low capital cost
 - Short development times
 - Inexpensive design tools
 - Low risk




Stanford University




Our state-of-the-art tool set enables us to create microfluidic structures with accurate control:

- <5 degree slope control
- Sub- μm feature size control
- μm range feature size

Philips



EETimes/Intel



Honeywell

Foundry 2.0 Opportunity

- There are no de facto winners
 - Intel, AMD, Xilinx, Marvell, -- Currently IDM driven but nascent
- Low capital costs
 - More than an order of magnitude lower capital costs
- Supports low and medium volume flows – High mix fabrication
 - USG, startups, large swath of industry
 - More cost effective
 - Competition is FPGAs
 - 10x to 50x lower component cost
- IP centric
 - Knowledge based value
- Phased approach works well
- Complement to Foundry 1.0
 - Partnering
 - Customers, Capital, Pile-on

Changes the Market
Low-Volume
High-Mix Manufacturing

Why Are We Headed To Low Volume Manufacturing?




- Transistor cost is increasing
 - To reduce cost, we need to sell the consumer fewer transistors
 - Most semiconductor devices have the kitchen sink
 - NRE is high so we can't target markets
- Chiplets offer reuse – effectively \$0 NRE
- Advanced packaging NREs run ~100x less cost than lead edge node NREs
- Chiplet to chiplet power and delay is competitive with on die
- Chiplets can target markets – use only necessary transistors

→ Low NRE → Niche Market → Fewer Transistors → Lower Cost Composite Device


Moore's Law for the Next Decade

Fundamentals: Wiring (Metallization)

- Wire length controls the delay
 - Span of control
- Accounts for majority of power usage
 - Memory fetch



Fundamentals: More Than Moore Technologies





5. MULTI-FUNCTION MATERIALS

6. MIXED SIGNAL DESIGN AND TEST

7. MECHANICAL DESIGN AND RELIABILITY

8. POWER SOURCES







AP Elements: Bonding


Millimeters \rightarrow Microns

- No ESD requirement on I/O
- TCB
- Oxide
- Hybrid bonding
 - Cu
 - Ni

Mixed Materials
Best of Class




DBI[®]: Low Temperature Hybrid Bonding Process




Jihoon Seo /
Materials Research
Society

Bonding in Action




Hybrid Bonding Interconnect Pitch Scaling



Cu/SiN DBI[®] Hybrid Bonding


10 µm DBI[®] pitch, 300°C



Cu/SiO DBI[®] Hybrid Bonding



1.9 µm DBI[®] pitch, 300°C

Scalable To < 1µm Pitch
0.8µm Pitch Demonstrated




1.6 µm DBI[®] pitch, 300°C

- WtoW 3sigma < ±1µm misalign performance
- DtoW 3sigma < ±200nm misalign performance
- Production Minimum pitch = 2.44µm
- Best alignment is achieved with face-to-face bonding




AP Elements: Interposers



- Bigger, Better, Faster
- Lower Power





Up to 8 layers of wiring available





Mosaic Microsystems



AP Elements: Wafer Reconstitution









Wafer reconstruction and adaptive substrates provide additional flexibility and next level packaging alternatives.




AP Elements: Chipllets

- The Promise of Chipllets ... Just Like Legos®:
 - Best of Class Everything
 - Easy retargeting
 - Lower risk
 - IP reuse
 - Lower cost



Intel

AMD



GRS W	GRS N	GPIO	GRS N	GRS E
GB	PE	PE	PE	PE
RISC-V	PE	PE	PE	PE
	PE	PE	PE	PE
	PE	PE	PE	PE
GRS W	GRS S	JTAG	GRS S	GRS E




Intel

nVidia

AP Elements: 2.5/3D Micro-Connections

MEMS + Precision Electronics




techunwrapped.com

(top left) Quilt Packaging concept cross-section illustration & image of a post-reflowed QP CMOS quilt; (bottom left) SEM image of quilted chip-to-chip seam of >10 micron width; (top right) QP-enabled miniature curved array demonstration article; (bottom right) profile view of QP-enabled miniature curved array.


AP Elements: Microfluidics and Cooling

Chip Scale Cooling For Ultra-Dense Electronics

Purdue







Stanford University



Biology + Electronics

Our state-of-the-art tool set enables us to create microfluidic structures with accurate control:

- <5 degree slope control
- Sub-µm feature size control
- µm range feature size




AP Drivers: Photonics & Quantum

- I/O


- Tb/s, $\ll 100\text{fJ/b}$
 - SiP 500ff I/O Load
 - 2.5D 25ff I/O Load
 - 3D 3ff I/O Load

- Processing


- “Quantum Leaps”




Honeywell





Tyndall National Institute Carroll et al



Nature 29 January 2021 Shastri








Integrated Photonics Prototype



AP Drivers: Intelligent Sensors and Edge Compute

- Communication is limited
 - Data movement costs power
 - Data movement costs time
 - Data movement costs money
 - You can't always "phone-home"



A Change In Perspective Foundry 2.0

➤ A new focus on next generation semiconductors created by

- Advanced Packaging
- Additive Semiconductor Manufacturing
- True heterogenous integration
- Interconnect focused – all BEoL additive
 - Better ROI
 - Lower development costs
 - Lower CAPEX
- Leveraging existing foundries
 - Split Fab
- More Than Moore Technologies
 - IP Centric
 - Intrinsic value based – not cost of capital



Split Rock Lens – StackExchange

System Level Moore's Law